High-frequency pulse width modulation implementation using FPGA and CPLD ICs

نویسندگان

  • Eftichios Koutroulis
  • Apostolos Dollas
  • Kostas Kalaitzakis
چکیده

Pulse width modulation (PWM) has been widely used in power converter control. Most high power level converters operate at switching frequencies up to 500 kHz, while operating frequencies in excess of 1 MHz at high power levels can be achieved using the planar transformer technology. The contribution of this paper is the development of a high-frequency PWM generator architecture for power converter control using FPGA and CPLD ICs. The resulting PWM frequency depends on the target FPGA or CPLD device speed grade and the duty cycle resolution requirements. The post-layout timing simulation results are presented, showing that PWM frequencies up to 3.985 MHz can be produced with a duty cycle resolution of 1.56%. Additionally, experimental results are also presented for low cost functional verification of the proposed architecture. 2005 Elsevier B.V. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Generation of Three-Phase PWM Inverter using Xilinx FPGA and its Application for Utility Connected PV System (RESEARCH NOTE)

Analysis and practical implementation of the regular symmetric sampled three-phase PWM inverter waveform has been presented in this paper. It is digitally implemented on a Xilinx field programmable gate array FPGA, and the essential considerations involved in the feasibility of using a Xilinx XC4008E software-based to generate PWM has been discussed. All the necessary Xilinx hardware/software t...

متن کامل

Implementation of Digital Pulse Width Modulators Using Frequency Divider Method in FPGA

The Digital pulse width modulators are used for digital control applications. When the requirement of clock frequency exceeds the required limit the switching frequency of the power converter also increased. In this paper a new architecture for digital pulse width modulator is proposed. The proposed method is based on digital clock manager which is present in the Spartan 3 FPGA. The architectur...

متن کامل

Controlling Analog Output From a Digital CPLD Using PWM

Although the Altera® MAX® IIZ CPLD is a digital programmable logic device, it is versatile enough to control analog systems. This white paper shows how the MAX IIZ CPLD, alone or with a few passive components, can replace a digital-to-analog converter, allowing it to drive an audio speaker and control LED intensity, motor speed, and servo position. This white paper also will explain pulse-width...

متن کامل

New approach FPGA-based implementation of discontinuous SVPWM

The discontinuous space vector pulse-width modulation (DSVPWM) is a well-known technique offering lower switching losses than continuous SVPWM. At the same, average switching frequency, or a switching frequency 1.5 times higher than utilized in continuous SVPWM, the discontinuous SVPWM results in lower current harmonic distortions than that obtained in continuous SVPWM at high modulation indice...

متن کامل

FPGA Implementation Of Hybrid Pulse Width Modulation Strategies For Three Level Inverters

This paper sprays five hybrid pulse width modulation strategies for three level inverters in FPGA platform. The proposed hybrid-modulation strategy is an amalgamation of fundamental-frequency modulation and any carrier based pulse width modulation (SPWM) invoking the performance of the well-known carrier based PWM modulations. The main philosophy of this modulation is the reduction of switching...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Journal of Systems Architecture

دوره 52  شماره 

صفحات  -

تاریخ انتشار 2006